Fast-Convergence Microsecond-Accurate Clock Discipline Algorithm for Hardware Implementation
Open Access
- 12 September 2011
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Instrumentation and Measurement
- Vol. 60 (12) , 3961-3963
Abstract
Discrete microprocessor-based equipment is a typical synchronization system on the market which implements the most critical features of the synchronization protocols in hardware and the synchronization algorithms in software. In this paper, a new clock discipline algorithm for hardware implementation is presented, allowing for full hardware implementation of synchronization systems. Measurements on field-programmable gate array prototypes show a fast convergence time (below 10 s) and a high accuracy (1 μs ) for typical configuration parameters.Keywords
This publication has 8 references indexed in Scilit:
- GPS and IEEE 1588 synchronization for the measurement of synchrophasors in electric power systemsComputer Standards & Interfaces, 2010
- Network Time Protocol Version 4: Protocol and Algorithms Specification2010
- A Practical Implementation of IEEE 1588-2008 Transparent Clock for Distributed Measurement and Control SystemsIEEE Transactions on Instrumentation and Measurement, 2009
- IEEE 1588 syntonization and synchronization functions completely realized in hardware2008
- A Flexible GPS-Based System for Synchronized Phasor Measurement in Electric Distribution NetworksIEEE Transactions on Instrumentation and Measurement, 2008
- Simple Network Time Protocol (SNTP) Version 4 for IPv4, IPv6 and OSI2006
- Highly accurate time synchronization over switched Ethernet2002
- Adaptive hybrid clock discipline algorithm for the network time protocolIEEE/ACM Transactions on Networking, 1998