Design and Analysis of High-K Wrapped GaN Gate All Around FET as High-Frequency Device in IOT Systems
Open Access
- 28 April 2025
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Access
- Vol. 13, 78833-78849
Abstract
Gallium Nitride (GaN)-based Gate Stack (GS) Gate-All-Around Field Effect Transistors (GAA FETs) are promising candidates for next-generation energy-efficient electronics due to their exceptional material properties, such as high electron mobility, wide bandgap, and superior thermal stability. This study focuses on the performance evaluation of GaN-based GAA FETs for both DC and AC explorations incorporating high-k dielectric spacers and source/drain underlap engineering. The DC analyses parameters such as subthreshold slope, threshold voltage, drain current, leakage current and current ratio. ~95% reduction in off-state leakage current and ~606% increase in switching ratio is acquired in comparison to proposed 2nm technology node IRDS2025. Additionally, the subthreshold swing is optimized around ~65mV/decade indicating superior leakage control and switching performance. AC analysis evaluates key figures of merits, including transconductance, cut-off frequency, and parasitic capacitances. It is observed that the high-k spacer significantly enhances electrostatic control reducing short-channel effects (SCEs) and improving device stability. The optimized underlap minimizes parasitic capacitance, leading to ~103% increase in cut-off frequency and ~163% improvement in transconductance, resulting in enriched high-frequency performance. These findings underscore the potential of GaN-based GAA FETs with high-k spacer and underlap designs for low-power, high-speed applications in green and sustainable electronics, particularly for IoT systems and 5G technologies. The integration of gate underlap with high-k dielectric spacer region effectively reduces SCEs and parasitic resistances. By controlling the electric field distribution and improving electrostatics integrity this design achieves augmented switching speed while suppresses leakage significantly, making the device a strong candidate for next-generation digital and RF applications.Keywords
Funding Information
- Science and Engineering Research Board, Department of Science and Technology, Government of India (DST/CRG/2022/001553)
- National Institute of Technology Mizoram, India, through Seed (NITMZ/RA-4/EC-1/2003)
- Khalifa University, Abu Dhabi, United Arab Emirates
This publication has 33 references indexed in Scilit:
- Impact on DC and analog/RF performances of SOI based GaN FinFET considering high-k gate oxideMemories - Materials, Devices, Circuits and Systems, 2023
- Numerical Study of JAM-GS-GAA FinFET: A Fin Aspect Ratio Optimization for Upgraded Analog and Intermodulation Distortion PerformanceSilicon, 2021
- Fin Aspect Ratio Optimization of Novel Junctionless Gate Stack Gate All Around (GS-GAA) FinFET for Analog/RF Applications2021
- TCAD Temperature Analysis of Gate Stack Gate All Around (GS-GAA) FinFET for Improved RF and Wireless PerformanceSilicon, 2021
- Improvising the Switching Ratio through Low-k / High-k Spacer and Dielectric Gate Stack in 3D FinFET - a Simulation PerspectiveSilicon, 2020
- Performance evaluation of linearity and intermodulation distortion of nanoscale GaN-SOI FinFET for RFIC designAEU - International Journal of Electronics and Communications, 2020
- Impact of temperature on linearity and harmonic distortion characteristics of underlapped FinFETMicroelectronics Reliability, 2016
- TCAD RF performance investigation of Transparent Gate Recessed Channel MOSFETMicroelectronics Journal, 2016
- Device linearity and intermodulation distortion comparison of dual material gate and conventional AlGaN/GaN high electron mobility transistorMicroelectronics Reliability, 2011
- GaN metal-oxide-semiconductor diodes with molecular beam epitaxy-Al2O3 as a template followed by atomic layer deposition growthJournal of Crystal Growth, 2009