Recent progress of RD53 Collaboration towards next generation Pixel Read-Out Chip for HL-LHC

This publication has 11 references indexed in Scilit:

• An asynchronous front-end channel for pixel detectors at the HL-LHC experiment upgrades
  2016
• A low-power low-noise synchronous pixel front-end chain in 65 nm CMOS technology with local fast ToT encoding and autozeroing for extreme rate and radiation at HL-LHC
  2016
• Characterization of bandgap reference circuits designed for high energy physics applications
  Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 2016
• Simulation of digital pixel readout chip architectures with the RD53 SystemVerilog-UVM verification environment using Monte Carlo physics data
  Journal of Instrumentation, 2016
• Design of a 10-bit segmented current-steering digital-to-analog converter in CMOS 65 nm technology for the bias of new generation readout chips in high radiation environment
  Journal of Instrumentation, 2016
• RD53 Collaboration and CHIPIX65 Project for the development of an innovative Pixel Front End Chip for HL-LHC
  2015
• CHIPIX65: Developments on a new generation pixel readout ASIC in CMOS 65 nm for HEP experiments
  2015
• 1-Grad total dose evaluation of 65 nm CMOS technology for the HL-LHC upgrades
  Journal of Instrumentation, 2015
• A radiation hardened static RAM for high-energy physics experiments
  2014
• An integrated Shunt-LDO regulator for serial powered systems
  2009