Estimating Circuit Aging Due to BTI and HCI Using Ring-Oscillator-Based Sensors
Open Access
- 5 January 2017
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 36 (10) , 1688-1701
Abstract
The performance of nanometer-scale circuits is adversely affected by aging induced by bias temperature instability (BTI) and hot carrier injection (HCI). Both BTI and HCI impact transistor electrical parameters at a level that depends on the operating environment and usage of the circuit. This paper presents a novel method, using on-chip sensors based on ring oscillators (ROSCs), to detect the delay shifts in circuits as a result of aging. Our method uses presilicon analysis of the circuit to compute calibration factors that can translate BTI- and HCI-induced delay shifts in the ROSC to those in the circuit of interest. Our simulations show that the delay estimates are within 1% of the true values from presilicon analysis. Further, for post-silicon analysis, a refinement strategy is proposed where sensor measurements can be amalgamated with infrequent online delay measurements on the monitored circuit to partially capture its true workloads. This leads to about 8% lower delay guardbanding overheads compared to the conventional methods as demonstrated using benchmark circuits.Keywords
Funding Information
- National Science Foundation (CCF-1162267)
- Semiconductor Research Corporation (2012-TJ-2234)
This publication has 28 references indexed in Scilit:
- CACI2014
- DDRO: A novel performance monitoring methodology based on design-dependent ring oscillators2012
- On-Chip Aging Sensor Circuits for Reliable Nanometer MOSFET Digital CircuitsIEEE Transactions on Circuits and Systems II: Express Briefs, 2010
- Buffer-ring-based all-digital on-chip monitor for PMOS and NMOS process variability and aging effects2010
- An All-In-One Silicon Odometer for Separately Monitoring HCI, BTI, and TDDBIEEE Journal of Solid-State Circuits, 2010
- Scheduled voltage scaling for increasing lifetime in the presence of NBTI2009
- Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital CircuitsIEEE Journal of Solid-State Circuits, 2008
- Predictive Modeling of the NBTI Effect for Reliable Design2006
- Runtime leakage minimization through probability-aware dual-Vt or dual-tox assignment2005
- Intra-field gate CD variability and its impact on circuit performance2003