Efficient Hardware Realization of Convolutional Neural Networks Using Intra-Kernel Regular Pruning
Authors:
Open Access
- 1 May 2018
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 180-185
Abstract
The recent trend toward increasingly deep convolutional neural networks (CNNs) leads to a higher demand of computational power and memory storage. Consequently, the deployment of CNNs in hardware has become more challenging. In this paper, we propose an Intra-Kernel Regular (IKR) pruning scheme to reduce the size and computational complexity of the CNNs by removing redundant weights at a fine-grained level. Unlike other pruning methods such as Fine-Grained pruning, IKR pruning maintains regular kernel structures that are exploitable in a hardware accelerator. Experimental results demonstrate up to 10× parameter reduction and 7× computational reduction at a cost of less than 1% degradation in accuracy versus the unpruned case.Keywords
All Related Versions
This publication has 13 references indexed in Scilit:
- Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural NetworksIEEE Journal of Solid-State Circuits, 2016
- EIEACM SIGARCH Computer Architecture News, 2016
- Fast ConvNets Using Group-Wise Brain Damage2016
- Context-Based Error Correction Scheme Using Recurrent Neural Network for Resilient and Efficient Intra-Chip Data Transmission2016
- Throughput-Optimized OpenCL-based FPGA Accelerator for Large-Scale Convolutional Neural Networks2016
- Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks2015
- DaDianNao: A Machine-Learning Supercomputer2014
- Convolutional Neural Networks for Speech RecognitionIEEE/ACM Transactions on Audio, Speech, and Language Processing, 2014
- Optimal Brain Surgeon and general network pruning2002
- Gradient-based learning applied to document recognitionProceedings of the IEEE, 1998