Effect of charge sharing on SEU sensitive area of 40-nm 6T SRAM cells
Authors:
- 1 January 2014
- journal article
- research article
- Published by Institute of Electronics, Information and Communications Engineers (IEICE) in IEICE Electronics Express
- Vol. 11 (4) , 20140051
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Simulation Study of the Layout Technique for P-hit Single-Event Transient Mitigation via the Source IsolationIEEE Transactions on Device and Materials Reliability, 2012
- Technology scaling and soft error reliability2012
- Single event transient pulse attenuation effect in three-transistor inverter chainScience China Technological Sciences, 2012
- Recovery of single event upset in advanced complementary metal—oxide semiconductor static random access memory cellsChinese Physics B, 2012
- Single-Event Charge Collection and Upset in 40-nm Dual- and Triple-Well Bulk CMOS SRAMsIEEE Transactions on Nuclear Science, 2011
- Design Framework for Soft-Error-Resilient Sequential CellsIEEE Transactions on Nuclear Science, 2011
- Simulation of Single and Multi-Node Collection: Impact on SEU Occurrence in Nanometric SRAM CellsIEEE Transactions on Nuclear Science, 2011
- Multiple-Bit Upset Analysis in 90 nm SRAMs: Heavy Ions Testing and 3D SimulationsIEEE Transactions on Nuclear Science, 2007
- Single Event Upsets in a 130 nm Hardened Latch Design Due to Charge Sharing2007
- Cosmic Ray-Induced Soft Errors in Static MOS Memory CellsIEEE Transactions on Nuclear Science, 1979