Power and Reliability Management of SoCs
Authors:
- Kresimir MihicKMKresimir Mihic
- Giovanni De MicheliGMGiovanni De Micheli
- 30 April 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 15 (4) , 391-403
Abstract
Today's embedded systems integrate multiple IP cores for processing, communication, and sensing on a single die as systems-on-chip (SoCs). Aggressive transistor scaling, decreased voltage margins and increased processor power and temperature have made reliability assessment a much more significant issue. Although reliability of devices and interconnect has been broadly studied, in this work, we study a tradeoff between reliability and power consumption for component-based SoC designs. We specifically focus on hard error rates as they cause a device to permanently stop operating. We also present a joint reliability and power management optimization problem whose solution is an optimal management policy. When careful joint policy optimization is performed, we obtain a significant improvement in energy consumption (40%) in tandem with meeting a reliability constraint for all SoC operating temperaturesKeywords
This publication has 20 references indexed in Scilit:
- Reliable and efficient system-on-chip designComputer, 2004
- Exploiting microarchitectural redundancy for defect tolerance2004
- A network on chip architecture and design methodology2003
- Trading off reliability and power-consumption in ultra-low power systems2003
- Networks on Chip2003
- Dynamic fault-tolerance and metrics for battery powered, failure-prone systems2003
- Razor: a low-power pipeline based on circuit-level timing speculation2003
- Analysis of power consumption on switch fabrics in network routers2002
- Performance and Reliability Analysis of Computer Systems1996
- Performance-Related Reliability Measures for Computing SystemsIEEE Transactions on Computers, 1978