Flush+Flush: A Fast and Stealthy Cache Attack
Authors:
Preprint
Abstract
Research on cache attacks has shown that CPU caches leak significant information. Proposed detection mechanisms assume that all cache attacks cause more cache hits and cache misses than benign applications and use hardware performance counters for detection. In this article, we show that this assumption does not hold by developing a novel attack technique: the Flush+Flush attack. The Flush+Flush attack only relies on the execution time of the flush instruction, which depends on whether data is cached or not. Flush+Flush does not make any memory accesses, contrary to any other cache attack. Thus, it causes no cache misses at all and the number of cache hits is reduced to a minimum due to the constant cache flushes. Therefore, Flush+Flush attacks are stealthy, i.e., the spy process cannot be detected based on cache hits and misses, or state-of-the-art detection mechanisms. The Flush+Flush attack runs in a higher frequency and thus is faster than any existing cache attack. With 496 KB/s in a cross-core covert channel it is 6.7 times faster than any previously published cache covert channel.Keywords
All Related Versions
This publication has 19 references indexed in Scilit:
- Real time detection of cache-based side-channel attacks using hardware performance countersApplied Soft Computing, 2016
- HexPADS: A Platform to Detect “Stealth” Attacks2016
- Who Watches the Watchmen?: Utilizing Performance Monitors for Compromising Keys of RSA on Intel Platforms2015
- C5: Cross-Cores Cache Covert Channel2015
- CFIMon: Detecting violation of control flow integrity using performance counters2012
- HomeAlone: Co-residency Detection in the Cloud via Side-Channel Analysis2011
- Cache Games -- Bringing Access-Based Cache Attacks on AES to Practice2011
- Efficient Cache Attacks on AES, and CountermeasuresJournal of Cryptology, 2009
- New Side Channels Targeted at Passwords2008
- Cache Attacks and Countermeasures: The Case of AES2006