Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI

This publication has 10 references indexed in Scilit:

• Design methodology and optimization of gate-driven NMOS ESD protection circuits in submicron CMOS processes
  IEEE Transactions on Electron Devices, 1998
• The impact of technology scaling on ESD robustness and protection circuit design
  IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A, 1995
• Sub-micron chip ESD protection schemes which avoid avalanching junctions
  1995
• Building-in ESD/EOS reliability for sub-halfmicron CMOS processes
  1995
• Novel clamp circuits for IC power supply protection
  1995
• A comparison of electrostatic discharge models and failure signatures for CMOS integrated circuit devices
  1995
• Influence of the series resistance of on-chip power supply buses on internal device failure after ESD stress (MOS devices)
  IEEE Transactions on Electron Devices, 1993
• A new ESD protection concept for VLSI CMOS circuits avoiding circuit stress
  Journal of Electrostatics, 1992
• Dynamic gate coupling of NMOS for efficient output ESD protection
  1992
• Internal chip ESD phenomena beyond the protection circuit
  IEEE Transactions on Electron Devices, 1988