Test scheduling for core-based systems using mixed-integer linear programming
Author:
- K. ChakrabartyKCK. Chakrabarty
Open Access
- 1 January 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 19 (10) , 1163-1174
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- A structured test re-use methodology for core-based system chips2002
- A novel test methodology for core-based system LSIs and a testing time minimization problem2002
- Scan chain design for test time reduction in core-based ICs2002
- Testing embedded-core based system chips2002
- A structured and scalable mechanism for test access to embedded reusable cores2002
- A low overhead design for testability and test generation technique for core-based systems2002
- Design of system-on-a-chip test access architectures using integer linear programming2002
- Design of system-on-a-chip test access architectures under place-and-route and power constraints2000
- Open Shop Scheduling to Minimize Finish TimeJournal of the ACM, 1976