Harmonic Minimization in Modified PUC-5 Inverter Using Genetic Algorithm
- 1 December 2018
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1-6
Abstract
In this paper, new harmonic reduction scheme by using the genetic algorithm (GA) is proposed for single phase modified Packed U-Cell (MPUC-5) five-level inverter. Packed U-Cell multilevel inverter was first introduced in 2011 and since then many switching sequences have been proposed for obtaining different levels of output voltage, with overall reduction in harmonic content from output voltage waveform. In this paper, the authors have tried to obtain the optimum switching angles to reduce the output harmonics by applying genetic algorithm. Genetic algorithm is nature inspiring optimization technique, which works on the principle of heredity, evolution and Darwin's theory of survival of the fittest. Genetic algorithm evolves iteration by iteration and gives better and better results and finally converges to optimum result as per our requirements. This concept is verified in MATLAB ® /Simulink environment and is also validated experimentally using the TI-28335 DSP.Keywords
This publication has 13 references indexed in Scilit:
- Reduced DC-Link Voltage Active Power Filter Using Modified PUC5 ConverterIEEE Transactions on Power Electronics, 2017
- Design of a proportional resonant controller for packed U cell 5 level inverter for grid-connected applications2016
- Corrections to “Sensor-Less Five-Level Packed U-Cell (PUC5) Inverter Operating in Stand-Alone and Grid-Connected Modes” [Feb 16 361-370]IEEE Transactions on Industrial Informatics, 2016
- Simple analytical solution for selective harmonic elimination techniqueElectronics Letters, 2016
- Comparative analysis of carrier schemes for PWM in multilevel PUC inverter for PV applications2016
- Sensor-Less Five-Level Packed U-Cell (PUC5) Inverter Operating in Stand-Alone and Grid-Connected ModesIEEE Transactions on Industrial Informatics, 2015
- A Review on Multilevel Converter Topologies for Electric Transportation Applications2015
- Multilevel Inverter Topologies With Reduced Device Count: A ReviewIEEE Transactions on Power Electronics, 2015
- Packed U Cells Multilevel Converter Topology: Theoretical Study and Experimental ValidationIEEE Transactions on Industrial Electronics, 2010
- Multiple sets of solutions for harmonic elimination PWM bipolar waveforms: analysis and experimental verificationIEEE Transactions on Power Electronics, 2006