Lattice-Based Signature Schemes and Their Sensitivity to Fault Attacks
Authors:
- Nina BindelNBNina Bindel
- Johannes BuchmannJBJohannes Buchmann
- Juliane KramerJKJuliane Kramer
- 1 August 2016
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 63-77
Abstract
Due to their high efficiency and their strong security properties, lattice-based cryptographic schemes seem to be a very promising post-quantum replacement for currently used public key cryptography. The security of lattice-based schemes has been deeply analyzed mathematically, whereas little effort has been spent on the analysis against implementation attacks. In this paper, we start with the fault analysis of one of the most important cryptographic primitives: signature schemes. We investigate the vulnerability and resistance of the currently most efficientlattice-based signature schemes BLISS (CRYPTO 2013), ring-TESLA (AfricaCrypt 2016), and the GLP scheme (CHES 2012) and their implementations. We consider different kinds of (first-order) randomizing, zeroing, and skipping faults. For each of the signature schemes, we found at least six effective attacks. To increase the security of lattice-based signature schemes, we propose countermeasures for each of the respective attacks.Keywords
This publication has 21 references indexed in Scilit:
- Lattice Signatures and Bimodal Gaussians2013
- Hardness of SIS and LWE with Small Parameters2013
- Practical Lattice-Based Cryptography: A Signature Scheme for Embedded Systems2012
- Learning a Zonotope and More: Cryptanalysis of NTRUSign Countermeasures2012
- Better Key Sizes (and Attacks) for LWE-Based Encryption2011
- Fault Analysis of the NTRUEncrypt CryptosystemIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2011
- Predicting Lattice Reduction2008
- Experimenting with Faults, Lattices and the DSA2005
- Fault Attacks on Signature SchemesLecture Notes in Computer Science, 2004
- Breaking public key cryptosystems on tamper resistant devices in the presence of transient faults1998