A robust state estimator for power systems with HVDC components
Authors:
- 1 September 2017
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 12, 1-5
Abstract
This paper presents a robust state estimator for power systems with a multi-terminal DC system overlay. The proposed AC/DC state estimator uses the least absolute value estimation formulation whose details and associated equations are presented in the paper. The robustness of the estimation algorithm against gross errors in the measurements is validated through simulations, by creating a large combination of scenarios containing gross errors and Gaussian noise using a modified version of the IEEE 14 bus test system.Keywords
This publication has 11 references indexed in Scilit:
- Voltage Source Converter Modeling for Power System State Estimation: STATCOM and VSC-HVDCIEEE Transactions on Power Systems, 2008
- Multiterminal Voltage-Sourced Converter-Based HVDC Models for Power Flow AnalysisIEEE Transactions on Power Systems, 2004
- State Estimation of Systems With UPFCs Using the Interior Point MethodIEEE Transactions on Power Systems, 2004
- Energy management and control of island power systems with increased penetration from renewable sources2002
- An improved sequential method for AC/MTDC power system state estimationIEEE Transactions on Power Systems, 2001
- Least absolute value state estimation with equality and inequality constraintsIEEE Transactions on Power Systems, 1993
- A blocked sparse matrix formulation for the solution of equality-constrained state estimationIEEE Transactions on Power Systems, 1991
- State estimation using augmented blocked matricesIEEE Transactions on Power Systems, 1990
- Observability analysis and bad data processing for state estimation using Hachtel's augmented matrix methodIEEE Transactions on Power Systems, 1988
- Inclusion of HVDC links in AC power-system state estimationIEE Proceedings C Generation, Transmission and Distribution, 1981