Optimization by iterative improvement: an experimental evaluation on two-way partitioning
Authors:
- Ching-Wei YehCYChing-Wei Yeh
- Chung-Kuan ChengCCChung-Kuan Cheng
- T.-T.Y. LinTLT.-T.Y. Lin
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 14 (2) , 145-153
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- An efficient multilevel placement technique using hierarchical partitioningIEEE Transactions on Circuits and Systems I: Regular Papers, 1992
- Multiple-level partitioning: an application to the very large-scale hardware simulatorIEEE Journal of Solid-State Circuits, 1991
- A general purpose multiple way partitioning algorithm1991
- Optimization by Simulated Annealing: An Experimental Evaluation; Part I, Graph PartitioningOperations Research, 1989
- An Improved Min-Cut Algonthm for Partitioning VLSI NetworksIEEE Transactions on Computers, 1984
- Optimization by Simulated AnnealingScience, 1983
- A Linear-Time Heuristic for Improving Network Partitions1982
- An Efficient Heuristic Procedure for Partitioning GraphsBell System Technical Journal, 1970