Scaling the Si MOSFET: from bulk to SOI to bulk
Authors:
- R.-H. YanRYR.-H. Yan
- A. OurmazdAOA. Ourmazd
- K.F. LeeKLK.F. Lee
- 1 July 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 39 (7) , 1704-1710
Abstract
No abstract availableThis publication has 13 references indexed in Scilit:
- A semi-empirical model of surface scattering for Monte Carlo simulation of silicon n-MOSFETsIEEE Transactions on Electron Devices, 1992
- Two-dimensional analytic modeling of very thin SOI MOSFETsIEEE Transactions on Electron Devices, 1990
- Analytical study of punchthrough in buried channel P-MOSFETsIEEE Transactions on Electron Devices, 1989
- Analysis of conduction in fully depleted SOI MOSFETsIEEE Transactions on Electron Devices, 1989
- Short-channel effect in fully depleted SOI MOSFETsIEEE Transactions on Electron Devices, 1989
- Reduction of floating substrate effect in thin-film SOI MOSFETsElectronics Letters, 1986
- Trends in advanced process technology—Submicrometer CMOS device design and process requirementsProceedings of the IEEE, 1986
- Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gateSolid-State Electronics, 1984
- Generalized scaling theory and its application to a ¼ micrometer MOSFET designIEEE Transactions on Electron Devices, 1984
- Characterization of the electron mobility in the inverted Si surface1979