Low power parallel Huffman decoding
Authors:
- LinLILin
- JenJEJen
- 5 February 1998
- journal article
- Published by Institution of Engineering and Technology (IET) in Electronics Letters
- Vol. 34 (3) , 240-241
Abstract
A low power design technique for a parallel Huffman decoder is presented. According to the length of the incoming Huffman codeword, the proposed strategy makes the barrel shifter in the parallel Huffman decoder turn off the unnecessary shifting bits to reduce power dissipation. The result of a SPICE simulation indicates that up to 50 percent power reduction in the barrel shifter may be achieved with the proposed technique.Keywords
This publication has 2 references indexed in Scilit:
- Designing high-throughput VLC decoder. I. Concurrent VLSI architecturesIEEE Transactions on Circuits and Systems for Video Technology, 1992
- An entropy coding system for digital HDTV applicationsIEEE Transactions on Circuits and Systems for Video Technology, 1991