Design Techniques for Wideband Single-Bit Continuous-Time $\Delta\Sigma$ Modulators With FIR Feedback DACs
Authors:
- 12 November 2012
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 47 (12) , 2865-2879
Abstract
We give design considerations for single-bit continuous-time Delta-Sigma modulators (CTDSMs) with FIR feedback DACs. These modulators have the low jitter sensitivity and high linearity properties characteristic of a multibit modulator, while using a simple one-bit quantizer, thereby combining the advantages of single-bit and multibit operation. We propose a method to compensate the loop for the delay introduced by the FIR-DAC. The efficacy of our architectural and circuit techniques is borne out by measurement results from a modulator that achieves about 71-dB SNDR in a 36-MHz bandwidth while consuming only 15 mW from a 1.2-V supply. Implemented in a 90-nm CMOS process and sampling at 3.6 GS/s, the CTDSM has a figure of merit (FoM) of 72.7 fJ/lvl, while occupying 0.12 mm2.Keywords
This publication has 9 references indexed in Scilit:
- A 4 GHz Continuous-Time $\Delta\Sigma$ ADC With 70 dB DR and $-$74 dBFS THD in 125 MHz BWIEEE Journal of Solid-State Circuits, 2011
- An 8.5 mW Continuous-Time $\Delta \Sigma $ Modulator With 25 MHz Bandwidth Using Digital Background DAC Linearization to Achieve 63.5 dB SNDR and 81 dB SFDRIEEE Journal of Solid-State Circuits, 2011
- Alias Rejection of Continuous-Time $\Delta\Sigma$ Modulators With Switched-Capacitor Feedback DACsIEEE Transactions on Circuits and Systems I: Regular Papers, 2010
- Power Reduction in Continuous-Time Delta-Sigma Modulators Using the Assisted Opamp TechniqueIEEE Journal of Solid-State Circuits, 2010
- Efficient Simulation of Weak Nonlinearities in Continuous-Time Oversampling ConvertersIEEE Transactions on Circuits and Systems I: Regular Papers, 2010
- Sigma-delta modulator with spectrally shaped feedbackIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2003
- Clock jitter and quantizer metastability in continuous-time delta-sigma modulatorsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999
- A 113-dB SNR oversampling DAC with segmented noise-shaped scramblingIEEE Journal of Solid-State Circuits, 1998
- A CMOS oversampling D/A converter with a current-mode semidigital reconstruction filterIEEE Journal of Solid-State Circuits, 1993