Power efficient designs of CNTFET-based ternary SRAM

This publication has 20 references indexed in Scilit:

• A Synthesis Methodology for Ternary Logic Circuits in Emerging Device Technologies
  IEEE Transactions on Circuits and Systems I: Regular Papers, 2017
• Efficient CNTFET-based design of quaternary logic gates and arithmetic circuits
  Microelectronics Journal, 2016
• Design and process variation analysis of CNTFET-based ternary memory cells
  Integration, 2016
• Design of High Speed Ternary Full Adder and Three-Input XOR Circuits Using CNTFETs
  2015
• A Novel CNTFET-based Ternary Full Adder
  Circuits, Systems, and Signal Processing, 2013
• Dramatically Low-Transistor-Count High-Speed Ternary Adders
  2013
• Design of a Ternary Memory Cell Using CNTFETs
  IEEE Transactions on Nanotechnology, 2012
• CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
  IEEE Transactions on Nanotechnology, 2009
• A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region
  IEEE Transactions on Electron Devices, 2007
• A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking
  IEEE Transactions on Electron Devices, 2007