High-speed VLSI architectures for Huffman and Viterbi decoders
Author:
- K.K. ParhiKPK.K. Parhi
- 1 June 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 39 (6) , 385-391
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Pipelining in dynamic programming architecturesIEEE Transactions on Signal Processing, 1991
- Pipeline interleaving and parallelism in recursive digital filters. II. Pipelined incremental block filteringIEEE Transactions on Acoustics, Speech, and Signal Processing, 1989
- Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decompositionIEEE Transactions on Acoustics, Speech, and Signal Processing, 1989
- Algorithm transformation techniques for concurrent processorsProceedings of the IEEE, 1989
- The viterbi algorithmProceedings of the IEEE, 1973
- Error bounds for convolutional codes and an asymptotically optimum decoding algorithmIEEE Transactions on Information Theory, 1967
- A Method for the Construction of Minimum-Redundancy CodesProceedings of the IRE, 1952