Simultaneous block and I/O buffer floorplanning for flip-chip design

This publication has 16 references indexed in Scilit:

• Simple Yet Effective Algorithms for Block and I/O Buffer Placement in Flip-Chip Design
  2005
• FastPlace: efficient analytical placement using cell shifting, iterative local refinement,and a hybrid net model
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005
• Recursive bisection based mixed block placement
  2004
• Implementation and extensibility of an analytic placer
  2004
• Multilevel floorplanning/placement for large-scale modules using B*-trees
  2003
• An O-tree representation of non-slicing floorplan and its applications
  2003
• Design for packageability-the impact of bonding technology on the size and layout of VLSI dies
  2002
• TCG
  2001
• Generic global placement and floorplanning
  1998
• GORDIAN: VLSI placement by quadratic programming and slicing optimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991