Parasitic S/D resistance effects on hot-carrier reliability in body-tied FinFETs
Authors:
- Jin-Woo HanJHJin-Woo Han
- Choong-Ho LeeCLChoong-Ho Lee
- Donggun ParkDPDonggun Park
- Yang-Kyu ChoiYCYang-Kyu Choi
- 30 May 2006
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 27 (6) , 514-516
Abstract
Hot-carrier effects (HCEs) in fully depleted body-tied FinFETs were investigated by measuring the impact-ionization current. To understand the hot-carrier degradation mechanism, stress damages were characterized by dc hot-carrier stress measurement for various stress conditions and fin widths. The measurement results show that the generation of interface states is a more dominant degradation mechanism than oxide-trapped charges for FinFETs with a gate-oxide thickness of 1.7 nm. It was found that a parasitic voltage drop due to a significant source/drain extension resistance plays an important role in suppressing the HCEs at narrow fin widths. This letter can provide insight determining the worst stress condition for estimating the lifetime and optimizing between reliability and ON-state drain-currents.Keywords
This publication has 10 references indexed in Scilit:
- Hot carrier-induced degradation in bulk FinFETsIEEE Electron Device Letters, 2005
- Hot-carrier effects in P-channel modified Schottky-barrier FinFETsIEEE Electron Device Letters, 2005
- Fabrication of body-tied FinFETs (Omega MOSFETs) using bulk Si wafers2004
- Extension and source/drain design for high-performance finFET devicesIEEE Transactions on Electron Devices, 2003
- Experimental evidence of interface-controlled mechanism of quasi-breakdown in ultrathin gate oxideIEEE Transactions on Electron Devices, 2001
- FinFET-a self-aligned double-gate MOSFET scalable to 20 nmIEEE Transactions on Electron Devices, 2000
- Practical accuracy analysis of some existing effective channel length and series resistance extraction methods for MOSFET'sIEEE Transactions on Electron Devices, 1998
- Interface state creation and charge trapping in the medium-to-high gate voltage range (V/sub d//2or=V/sub d/) during hot-carrier stressing of n-MOS transistorsIEEE Transactions on Electron Devices, 1990
- Hot-electron effects in Silicon-on-insulator n-channel MOSFET'sIEEE Transactions on Electron Devices, 1987
- A simple method to characterize substrate current in MOSFET'sIEEE Electron Device Letters, 1984