FinFET Evolution Toward Stacked-Nanowire FET for CMOS Technology Scaling
Authors:
- 27 October 2015
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 62 (12) , 3945-3950
Abstract
The performance of an evolutionary FinFET design (iFinFET) is benchmarked against that of the conventional bulk FinFET and stacked-nanowire gate-all-around (GAA) FET, through3-D device simulations, for both n-channel and p-channel transistors. The results show that the iFinFET provides for improved electrostatic integrity relative to the FinFET, but with substantially less gate capacitance penalty relative to the GAA FET. Thus, iFinFET technology offers a technological pathway for continued transistor scaling with performance improvement, for future low-power system-on-chip applications.Keywords
Funding Information
- IMPACT+ Project
- Lam Research Corporation
This publication has 6 references indexed in Scilit:
- Simulation-Based Study of the Inserted-Oxide FinFET for Future Low-Power System-on-Chip ApplicationsIEEE Electron Device Letters, 2015
- Inserted-oxide FinFET (iFinFET) design to extend CMOS scaling2015
- Direct and Indirect Band-to-Band Tunneling in Germanium-Based TFETsIEEE Transactions on Electron Devices, 2011
- Density-gradient theory: a macroscopic approach to quantum confinement and tunneling in semiconductor devicesJournal of Computational Electronics, 2011
- CMOS Circuit Performance Enhancement by Surface Orientation OptimizationIEEE Transactions on Electron Devices, 2004
- Macroscopic physics of the silicon inversion layerPhysical Review B, 1987