Capacitor Balance Issues of the Diode-Clamped Multilevel Inverter Operated in a Quasi Two-State Mode
Authors:
- Grain P. AdamGAGrain P. Adam
- Stephen J. FinneySFStephen J. Finney
- Ahmed M. MassoudAMAhmed M. Massoud
- Barry W. WilliamsBWBarry W. Williams
- 29 July 2008
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Industrial Electronics
- Vol. 55 (8) , 3088-3099
Abstract
A new operational mode for diode-clamped multilevel inverters termed quasi two-level operation is proposed. Such operation aims to avoid the imbalance problem of the dc-link capacitors for multilevel inverters with more than three levels and reduces the dc-link capacitance without introducing any significant voltage ripple at the dc-link nodes. The proposed operation can be generalized for any number of levels. The validity of the proposed multilevel inverter operational mode is confirmed by simulations and experiments on a prototype five-level diode-clamped inverter.Keywords
This publication has 20 references indexed in Scilit:
- DC Link Capacitor Voltage Balancing in a Three-Phase Diode Clamped Inverter Controlled by a Direct Space Vector of Line-to-Line VoltagesIEEE Transactions on Power Electronics, 2007
- Reduced PWM harmonic distortion for multilevel inverters operating over a wide modulation rangeIEEE Transactions on Power Electronics, 2006
- Modeling and design of a neutral-point voltage regulator for a three-level diode-clamped inverter using multiple-carrier modulationIEEE Transactions on Industrial Electronics, 2006
- Simple passive lossless snubber for high-power multilevel invertersIEEE Transactions on Industrial Electronics, 2006
- Evaluation of the Low-Frequency Neutral-Point Voltage Oscillations in the Three-Level InverterIEEE Transactions on Industrial Electronics, 2005
- Voltage-Balance Limits in Four-Level Diode-Clamped Converters With Passive Front EndsIEEE Transactions on Industrial Electronics, 2005
- A novel neutral point potential stabilization technique using the information of output current polarities and voltage vectorIEEE Transactions on Industry Applications, 2002
- A multilevel inverter approach providing DC-link balancing, ride-through enhancement, and common-mode voltage eliminationIEEE Transactions on Industrial Electronics, 2002
- A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM invertersIEEE Transactions on Power Electronics, 2000
- Novel technique for maintaining balancedinternal DC linkvoltages in diode clamped five-level invertersIEE Proceedings - Electric Power Applications, 1999