Speeding up processing with approximation circuits
Author:
- Shih-Lien LuSLShih-Lien Lu
- 2 August 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 37 (3) , 67-73
Abstract
Current microprocessors employ a global timing reference to synchronize data transfer. A synchronous system must know the maximum time needed to compute a function, but a circuit usually finishes computation earlier than the worst-case delay. The system nevertheless waits for the maximum time bound to guarantee a correct result. As a first step in achieving variable pipeline delays based on data values, approximation circuits can increase clock frequency by reducing the number of cycles a function requires. Instead of implementing the complete logic function, a simplified circuit mimics it using rough calculations to predict results. The results are correct most of the time, and simulations show improvements in overall performance in spite of the overhead needed to recover from mistakes.Keywords
This publication has 6 references indexed in Scilit:
- Exceeding the dataflow limit via value prediction2002
- Performance improvement with circuit-level speculation2000
- The microarchitecture of superscalar processorsProceedings of the IEEE, 1995
- MicropipelinesCommunications of the ACM, 1989
- An elastic pipeline mechanism by self-timed circuitsIEEE Journal of Solid-State Circuits, 1988
- Characterization of Branch and Data Dependencies in Programs for Evaluating Pipeline PerformanceIEEE Transactions on Computers, 1987