Thwarting Security Threats From Malicious FPGA Tools With Novel FPGA-Oriented Moving Target Defense
Authors:
- Zhiming ZhangZZZhiming Zhang
- Laurent NjillaLNLaurent Njilla
- Charles A. KamhouaCKCharles A. Kamhoua
- Qiaoyan YuQYQiaoyan Yu
- 28 November 2018
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 27 (3) , 665-678
Abstract
No abstract availableKeywords
Funding Information
- National Science Foundation (1652474)
- Air Force Research Laboratory
This publication has 20 references indexed in Scilit:
- A survey on security features in modern FPGAs2015
- FPGA SoC architecture and runtime to prevent hardware Trojans from leaking secrets2015
- FPGA-Based Protection Scheme against Hardware Trojan Horse Insertion Using Dummy LogicIEEE Embedded Systems Letters, 2015
- A PUF-FSM Binding Scheme for FPGA IP Protection and Pay-Per-Device LicensingIEEE Transactions on Information Forensics and Security, 2015
- Hardware Trojan Attacks: Threat Analysis and CountermeasuresProceedings of the IEEE, 2014
- FPGA Security: Motivations, Features, and ApplicationsProceedings of the IEEE, 2014
- Design, implementation and security analysis of Hardware Trojan Threats in FPGA2014
- Hardware trojan attacks in FPGA devices2014
- MERO: A Statistical Approach for Hardware Trojan Detection2009
- Techniques for the creation of digital watermarks in sequential circuit designsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001