Predictable dynamic instruction scratchpad for simultaneous multithreaded processors
Authors:
Open Access
- 26 October 2008
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 38-45
Abstract
No abstract availableThis publication has 13 references indexed in Scilit:
- The worst-case execution-time problem—overview of methods and survey of toolsACM Transactions on Embedded Computing Systems, 2008
- Compile-time decided instruction cache locking using worst-case execution paths2007
- Timing predictability of cache replacement policiesReal-Time Systems, 2007
- WCET Centric Data Allocation to Scratchpad Memory2006
- Exploiting statistical information for implementation of instruction scratchpad memory in embedded systemIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006
- Toward a processor core for real-time capable autonomic systems2006
- A Time Predictable Instruction Cache for a Java ProcessorLecture Notes in Computer Science, 2004
- Scratchpad memory2002
- Reducing energy consumption by dynamic copying of instructions onto onchip memory2002
- Dynamic management of scratch-pad memory space2001