Memristive Boltzmann machine: A hardware accelerator for combinatorial optimization and deep learning
Authors:
- 1 March 2016
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1-13
Abstract
The Boltzmann machine is a massively parallel computational model capable of solving a broad class of combinatorial optimization problems. In recent years, it has been successfully applied to training deep machine learning models on massive datasets. High performance implementations of the Boltzmann machine using GPUs, MPI-based HPC clusters, and FPGAs have been proposed in the literature. Regrettably, the required all-to-all communication among the processing units limits the performance of these efforts. This paper examines a new class of hardware accelerators for large-scale combinatorial optimization and deep learning based on memristive Boltzmann machines. A massively parallel, memory-centric hardware accelerator is proposed based on recently developed resistive RAM (RRAM) technology. The proposed accelerator exploits the electrical properties of RRAm to realize in situ, fine-grained parallel computation within memory arrays, thereby eliminating the need for exchanging data between the memory cells and the computational units. Two classical optimization problems, graph partitioning and boolean satisfiability, and a deep belief network application are mapped onto the proposed hardware. As compared to a multicore system, the proposed accelerator achieves 57x higher performance and 25x lower energy with virtually no loss in the quality of the solution to the optimization problems. The memristive accelerator is also compared against an RRAM based processing-in-memory (PIM) system, with respective performance and energy improvements of 6.89x and 5.2x.Keywords
This publication has 64 references indexed in Scilit:
- Chaotic Boltzmann machinesScientific Reports, 2013
- A scalable neuristor built with Mott memristorsNature Materials, 2012
- A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O5−x/TaO2−x bilayer structuresNature Materials, 2011
- Learning Deep Architectures for AIFoundations and Trends in Machine Learning, 2009
- Design of Charge Pump Circuit With Consideration of Gate-Oxide Reliability in Low-Voltage CMOS ProcessesIEEE Journal of Solid-State Circuits, 2006
- Efficient digital implementation of the sigmoid function for reprogrammable logicIEE Proceedings - Computers and Digital Techniques, 2003
- Charge-mode parallel architecture for vector-matrix multiplicationIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001
- Active pagesACM SIGARCH Computer Architecture News, 1998
- Processing in memory: the Terasys massively parallel PIM arrayComputer, 1995
- Solving satisfiability via Boltzmann machinesIEEE Transactions on Pattern Analysis and Machine Intelligence, 1993