Tri-Gate Transistor Architecture with High-k Gate Dielectrics, Metal Gates and Strain Engineering
Authors:
Top Cited Papers
- 24 October 2006
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 07431562,p. 50-51
Abstract
We have combined the benefits of the fully depleted tri-gate transistor architecture with high-k gate dielectrics, metal gate electrodes and strain engineering. High performance NMOS and PMOS trigate transistors are demonstrated with IDSAT=1.4 mA/mum and 1.1 mA/mum respectively (IOFF=100nA/mum, VCC =1.1V and LG=40nm) with excellent short channel effects (SCE)-DIBL and subthreshold swing, DeltaS. The contributions of strain, the lang100rang vs. lang110rang substrate orientations, high-k gate dielectrics, and low channel doping are investigated for a variety of channel dimensions and FIN profiles. We observe no evidence of early parasitic corner transistor turn-on in the current devices which can potentially degrade ION-IOFF and DeltaSKeywords
This publication has 4 references indexed in Scilit:
- Suppression of corner effects in triple-gate MOSFETsIEEE Electron Device Letters, 2003
- Threshold voltage and subthreshold slope of multiple-gate SOI MOSFETsIEEE Electron Device Letters, 2003
- Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET'sIEEE Electron Device Letters, 1997
- Impact of surrounding gate transistor (SGT) for ultra-high-density LSI'sIEEE Transactions on Electron Devices, 1991