Automatic verification of timed circuits
Authors:
- 1 January 1994
- book chapter
- Published by Springer Nature
- p. 468-480
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Synthesis of timed asynchronous circuitsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- Delay analysis in synchronous programs1993
- Efficient verification of parallel real-time systems1993
- Semi-modularity and testability of speed-independent circuitsIntegration, 1992
- Trace Algebra for Automatic Verification of Real-Time Concurrent Systems1992
- What good are digital clocks?1992
- Modeling and verification of time dependent systems using time Petri netsIEEE Transactions on Software Engineering, 1991
- Timing assumptions and verification of finite-state concurrent systems1990
- Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits1989
- Trace Theory and the Definition of Hierarchical Components1983