Topology-Aware Quality-of-Service Support in Highly Integrated Chip Multiprocessors
Authors:
- 1 January 2011
- book chapter
- Published by Springer Nature
- p. 357-375
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- A 40nm 16-core 128-thread CMT SPARC SoC processor2010
- The implementation of POWER7TM: A highly parallel and scalable multi-core high-end server processor2010
- Preemptive virtual clock2009
- ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration2009
- Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.02007
- Flattened Butterfly Topology for On-Chip Networks2007
- Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors2007
- A new memory monitoring scheme for memory-aware scheduling and partitioning2004
- Congestion-free communication in high-speed packet networksIEEE Transactions on Communications, 1991
- Virtual clock: a new traffic control algorithm for packet switching networksACM SIGCOMM Computer Communication Review, 1990