Quasi Type-1 PLL With Tunable Phase Detector for Unbalanced and Distorted Three-Phase Grid
- 24 November 2021
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Energy Conversion
- Vol. 37 (2) , 1369-1378
Abstract
Out of various moving average filter (MAF)-based phase-locked-loop (PLL), quasi type-1 PLL (QT1-PLL) is widely adopted due to its fast dynamic performance, implementation simplicity, and harmonics rejection abilities. However, the performance of QT1-PLL deteriorates in the presence of an off-nominal frequency unbalanced grid voltage component. Moreover, the sensitivity towards the fundamental frequency negative sequence (FFNS) component is high. Hence, this paper proposes a novel enhanced QT1-PLL solution that is insensitive to unbalance in the grid voltage signal during off-nominal frequency conditions. The proposed adaptive phase detector makes it possible to estimate both the fundamental frequency positive sequence (FFPS) and FFNS components with a high degree of immunity against harmonics. Notably, the pre-loop separation of the FFPS and the FFNS components helps suppress the second harmonic oscillations for improving the parameter estimation accuracy. The loop-filter design of QT1-PLL remains unaffected and requires a proportional gain to estimate the fundamental phase and frequency information. To address the DC offset issue, a modified delayed signal cancellation method is also proposed, which can theoretically eliminate the DC offset for any arbitrary delay length. A small-signal model of the proposed PLL is developed for the sake of stability analysis. Comparative numerical simulation and experimental results are provided with various variants of QT1-PLLs to demonstrate the performance improvement achieved with the proposed technique.Keywords
Funding Information
- Welsh European Funding Office
- European Regional Development Fund
- General Directorate of Scientific Research and Technological Development
- Ministry of Higher Education and Scientific Research of Algeria (A01L07UN390120180001)
This publication has 37 references indexed in Scilit:
- Benchmarking simulation and theory of various PLLs produce orthogonal signals under abnormal electric grid conditionsElectrical Engineering, 2017
- An Improved Delayed Signal Cancellation PLL for Fast Grid Synchronization Under Distorted and Unbalanced Grid ConditionIEEE Transactions on Industry Applications, 2017
- Frequency Adaptive CDSC-PLL Using Axis Drift Control Under Adverse Grid ConditionIEEE Transactions on Industrial Electronics, 2016
- Grid Synchronization Phase-Locked Loop Strategy for Unbalance and Harmonic Distortion ConditionsJournal of Control, Automation and Electrical Systems, 2016
- An Efficient Implementation of Generalized Delayed Signal Cancellation PLLIEEE Transactions on Power Electronics, 2015
- Hybrid Synchronous/Stationary Reference-Frame-Filtering-Based PLLIEEE Transactions on Industrial Electronics, 2015
- A Quasi-Type-1 Phase-Locked Loop StructureIEEE Transactions on Power Electronics, 2014
- Decoupled Double Synchronous Reference Frame PLL for Power Converters ControlIEEE Transactions on Power Electronics, 2007
- New positive-sequence voltage detector for grid synchronization of power converters under faulty grid conditions2006
- Operation of a phase locked loop system under distorted utility conditionsIEEE Transactions on Industry Applications, 1997