Design of an Ultra-Compact and Broadband C–X -Band Wilkinson Power Divider/Combiner in 65-nm CMOS Technology
- 15 December 2025
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Microwave Theory and Techniques
- Vol. 74 (4) , 3389-3400
Abstract
This article presents an ultra-compact and broadband Wilkinson power divider/combiner (WPDC) designed for large-scale phased arrays. To minimize the chip area, a shortened transmission line (T-line) topology using a metal-stacked inductor is introduced into the two stages. Furthermore, to address the isolation bandwidth (BW) limitations, two sections of shortened T-lines are adopted and innovatively implemented within a single inductor footprint by utilizing a magnetic coupling self-canceling technique. Detailed analysis and design flow of the proposed network synthesis are provided, demonstrating a 67% area reduction. Moreover, a novel shielding topology is employed to simultaneously enhance isolation between combiners and ensure amplitude/phase uniformity across distribution branches. To verify the proposed technique, a C–X-band WPDC, consisting of two 1:4 power combining units dedicated to intermediate frequency (IF) and local oscillator (LO) bands, respectively, is fabricated in a 65-nm bulk CMOS process. The prototype exhibits a measured insertion loss (IL) of within 3.2/3.4 dB and isolation exceeding 24.9/26.0 dB across the IF (6–10 GHz)/LO (8–12GHz) band. Notably, isolation greater than 60 dB is attained between IF and LO crossover networks, which is validated in antenna-in-package (AiP) measurements. This design features an ultra-compact core area, a highly competitive fractional isolation BW, and an outstanding branch isolation among state-of-the-art reported works, rendering it well-suited for area-constrained large-scale and multibeam phased-array systems.Keywords
This publication has 41 references indexed in Scilit:
- 24.2 A Scalable 134-to-141GHz 16-Element CMOS 2D λ/2-Spaced Phased Array2024
- A 4-Element 4-Beam Ka-Band Phased-Array Receiver Using Mesh Topology in 65 nm CMOS2023
- A Low-Power 256-Element Ka-Band CMOS Phased-Array Receiver With On-Chip Distributed Radiation Sensors for Small Satellite ConstellationsIEEE Journal of Solid-State Circuits, 2023
- A Millimeter-Wave Three-Way Doherty Power Amplifier for 5G NR OFDMIEEE Journal of Solid-State Circuits, 2023
- W-band Scalable 2×2 Phased-Array Transmitter and Receiver Chipsets in SiGe BiCMOS for High Data-Rate CommunicationIEEE Journal of Solid-State Circuits, 2022
- A Compact, Low Loss, and Broadband Two-Section Lumped-Element Wilkinson Power Combiner Using 130 nm SiGe HBT BiCMOS Technology2022
- An Ultra-Compact 16-to-45 GHz Power Amplifier within A Single Inductor Footprint Using Folded Transformer Technique2021
- A Low-Cost Scalable 32-Element 28-GHz Phased Array Transceiver for 5G Communication Links Based on a $2\times 2$ Beamformer Flip-Chip Unit CellIEEE Journal of Solid-State Circuits, 2018
- A 28-GHz 32-Element TRX Phased-Array IC With Concurrent Dual-Polarized Operation and Orthogonal Phase and Gain Control for 5G CommunicationsIEEE Journal of Solid-State Circuits, 2017
- Stacked inductors and transformers in CMOS technologyIEEE Journal of Solid-State Circuits, 2001