Array-based analog computation
Author:
- A.H. KramerAKA.H. Kramer
- 1 January 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 16 (5) , 20-29
Abstract
The Neural Network Design Group at SGS-Thomson Microelectronics has been working to explore the advantages and limitations of analog computation and neural network architectures. We are investigating 3 large-scale analog VLSI chips, all of which work on problems in image processing. The use of analog computing arrays, because of their efficiency and regularity, have formed the basis of all of our designs, while several different computing modes, including current, charge, and conductance have been explored. Another area in which we have focused is on the use of floating-gate devices for both non-volatile analog storage and computation. This paper shares insights into the lessons we have learned, the results we have achieved and the limitations we have encountered. Particular emphasis is made on two subjects: computational efficiency and equivalent precision of array-based analog computing circuits.Keywords
This publication has 7 references indexed in Scilit:
- Massively-parallel handwritten character recognition based on the distance transformPattern Recognition, 1995
- Ultra-low-power analog associative memory core using flash-EEPROM-based programmable capacitors1995
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- A reconfigurable VLSI neural networkIEEE Journal of Solid-State Circuits, 1992
- Winner-Take-All Networks of O(N) Complexity1988
- A versatile CMOS linear transconductor/square-law functionIEEE Journal of Solid-State Circuits, 1987
- A Micropower CMOS-Instrumentation AmplifierIEEE Journal of Solid-State Circuits, 1985