The message-driven processor: a multicomputer processing node with efficient mechanisms
Authors:
- R.E. DavisonRDR.E. Davison
- G.A. FylerGFG.A. Fyler
- 1 April 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 12 (2) , 23-39
Abstract
The message-driven processor (MDP), a 36-b, 1.1-million transistor, VLSI microcomputer, specialized to operate efficiently in a multicomputer, is described. The MDP chip includes a processor, a 4096-word by 36-b memory, and a network port. An on-chip memory controller with error checking and correction (ECC) permits local memory to be expanded to one million words by adding external DRAM chips. The MDP incorporates primitive mechanisms for communication, synchronization, and naming which support most proposed parallel programming models. The MDP system architecture, instruction set architecture, network architecture, implementation, and software are discussed.Keywords
This publication has 11 references indexed in Scilit:
- Mechanisms for Parallel Computers1993
- Performance analysis of k-ary n-cube interconnection networksIEEE Transactions on Computers, 1990
- Multicomputers: message-passing concurrent computersComputer, 1988
- Deadlock-Free Message Routing in Multiprocessor Interconnection NetworksIEEE Transactions on Computers, 1987
- Distributing Hot-Spot Addressing in Large-Scale MultiprocessorsIEEE Transactions on Computers, 1987
- Architecture of a message-driven processor1987
- Dataflow machine architectureACM Computing Surveys, 1986
- The torus routing chipDistributed Computing, 1986
- Data parallel algorithmsCommunications of the ACM, 1986
- The NYU Ultracomputer—Designing an MIMD Shared Memory Parallel ComputerIEEE Transactions on Computers, 1983