A True Random-Based Differential Power Analysis Countermeasure Circuit for an AES Engine
Authors:
- 23 January 2012
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Express Briefs
- Vol. 59 (2) , 103-107
Abstract
The differential power analysis (DPA) has become a big threat to crypto chips since it can efficiently disclose the secret key without much effort. Several methods have been proposed in literatures to resist the DPA attack, but they largely increase the hardware cost and severely degrade the throughput. In this brief, a security problem based on ring oscillators is resolved by a new architecture with self-generated true random sequence. The true random-based architecture is implemented with an Advanced Encryption Standard (AES) crypto engine using UMC 90-nm CMOS technology. The DPA-resistant AES engine can achieve 2.97-Gb/s throughput at an operating frequency of 255 MHz with a 0.104- cell area. The proposed DPA countermeasure circuit has only 6.2% area and 18.5% power overhead without throughput degradation.Keywords
This publication has 7 references indexed in Scilit:
- A Low Overhead DPA Countermeasure Circuit Based on Ring OscillatorsIEEE Transactions on Circuits and Systems II: Express Briefs, 2010
- Securing Encryption Systems With a Switched Capacitor Current EqualizerIEEE Journal of Solid-State Circuits, 2009
- Leakage Power Analysis Attacks: A Novel Class of Attacks to Nanometer Cryptographic CircuitsIEEE Transactions on Circuits and Systems I: Regular Papers, 2009
- New Methods for Digital Generation and Postprocessing of Random DataIEEE Transactions on Computers, 2006
- AES-Based Security Coprocessor IC in 0.18-$muhbox m$CMOS With Resistance to Differential Power Analysis Side-Channel AttacksIEEE Journal of Solid-State Circuits, 2006
- A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation2004
- A novel pseudo random bit generator for cryptography applications2003