Fetch directed instruction prefetching
Authors:
- G. ReinmanGRG. Reinman
- B. CalderBCB. Calder
- T. AustinTAT. Austin
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 16-27
Abstract
No abstract availableThis publication has 13 references indexed in Scilit:
- Prefetching in supercomputer instruction caches2003
- Complexity/performance tradeoffs with non-blocking loads2002
- Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers2002
- How useful are non-blocking loads, stream buffers and speculative execution in multiple issue processors?2002
- NON-SEQUENTIAL INSTRUCTION CACHE PREFETCHING FOR MULTIPLE–ISSUE PROCESSORSInternational Journal of High Speed Computing, 1999
- Multiple-block ahead branch predictors1996
- Instruction prefetching of systems codes with layout optimized for reduced cache misses1996
- Procedure merging with instruction caches1991
- Profile guided code positioning1990
- Cache MemoriesACM Computing Surveys, 1982