Technology scaling impact of variation on clock skew and interconnect delay
Authors:
- D. BoningDBD. Boning
- 1 January 2001
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 122-124
Abstract
Variation has an increasingly negative impact on key interconnect applications, including clock skew and signal line delay. Here we consider both random and systematic variation in interconnect and device parameters as technology scales from 180 nm to 50 nm. For the case considered, we show that (1) clock skew increases from about 15% to 30% of the clock cycle, and (2) modeling systematic variation sources enables tighter tolerance design that can substantially reduce this skew as well as reduce wire length limitations.Keywords
This publication has 5 references indexed in Scilit:
- Optimum chip clock distribution networks2003
- Modeling the effects of manufacturing variation on high-speed microprocessor interconnect performance2002
- Simulating the impact of pattern-dependent poly-CD variation on circuit performanceIEEE Transactions on Semiconductor Manufacturing, 1998
- Understanding across-chip line-width variation: the first step toward optical proximity correction1997
- Simple formulas for two- and three-dimensional capacitancesIEEE Transactions on Electron Devices, 1983