An analog trimming circuit based on a floating-gate device
Authors:
- E. SackingerESE. Sackinger
- W. GuggenbuhlWGW. Guggenbuhl
- 1 January 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 23 (6) , 1437-1440
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- A versatile building block: the CMOS differential difference amplifierIEEE Journal of Solid-State Circuits, 1987
- Computing with Neural Circuits: A ModelScience, 1986
- A new Fahrenheit temperature sensorIEEE Journal of Solid-State Circuits, 1984
- A 16K E/SUP 2/PROM employing new array architecture and designed-in reliability featuresIEEE Journal of Solid-State Circuits, 1982
- MNOS/CCD nonvolatile analog memoryIEEE Electron Device Letters, 1981
- CCD Analog-Analog Correlator with Four-FET Bridge MultipliersJapanese Journal of Applied Physics, 1980
- Charge-coupled device (CCD) adaptive discrete analog signal processingIEEE Journal of Solid-State Circuits, 1979
- A precision trim technique for monolithic analog circuitsIEEE Journal of Solid-State Circuits, 1975