24-GOPS 4.5-${\rm mm}^{2}$ Digital Cellular Neural Network for Rapid Visual Attention in an Object-Recognition SoC
Authors:
- 11 November 2010
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Neural Networks
- Vol. 22 (1) , 64-73
Abstract
This paper presents the Visual Attention Engine (VAE), which is a digital cellular neural network (CNN) that executes the VA algorithm to speed up object-recognition. The proposed time-multiplexed processing element (TMPE) CNN topology achieves high performance and small area by integrating 4800 (8060) cells and 120 PEs. Pipelined operation of the PEs and single-cycle global shift capability of the cells result in a high PE utilization ratio of 93%. The cells are implemented by 6T static random access memory-based register files and dynamic shift registers to enable a small area of 4.5 . The bus connections between PEs and cells are optimized to minimize power consumption. The VAE is integrated within an object-recognition system-on-chip (SoC) fabricated in the 0.13- complementary metal-oxide-semiconductor process. It achieves 24 GOPS peak performance and 22 GOPS sustained performance at 200 MHz enabling one CNN iteration on an 8060 pixel image to be completed in just 4.3 . With VA enabled using the VAE, the workload of the object-recognition SoC is significantly reduced, resulting in 83% higher frame rate while consuming 45% less energy per frame without degradation of recognition accuracy.Keywords
This publication has 16 references indexed in Scilit:
- Configurable 3D‐integrated focal‐plane cellular sensor–processor array architectureInternational Journal of Circuit Theory and Applications, 2008
- The brain mimicking Visual Attention Engine: An 80×60 digital Cellular Neural Network for rapid global feature extraction2008
- Is bottom-up attention useful for object recognition?2004
- Distinctive Image Features from Scale-Invariant KeypointsInternational Journal of Computer Vision, 2004
- ACE16k: The Third Generation of Mixed-Signal SIMD-CNN ACE Chips Toward VSoCsIEEE Transactions on Circuits and Systems I: Regular Papers, 2004
- A Mixed-Mode Polynomial Cellular Array Processor Hardware RealizationIEEE Transactions on Circuits and Systems I: Regular Papers, 2004
- An Emulated Digital CNN ImplementationJournal of Signal Processing Systems, 1999
- Comparison of feature combination strategies for saliency-based visual attention systems1999
- A VLSI-oriented continuous-time CNN modelInternational Journal of Circuit Theory and Applications, 1996
- A programmable analog cellular neural network CMOS chip for high speed image processingIEEE Journal of Solid-State Circuits, 1995