A systolic power-sum circuit for GF(2/sup m/)

This publication has 8 references indexed in Scilit:

• High-speed decoder of Reed-Solomon codes
  IEEE Transactions on Communications, 1993
• Systolic array implementation of multipliers for finite fields GF(2/sup m/)
  IEEE Transactions on Circuits and Systems, 1991
• On the VLSI design of a pipeline Reed-Solomon decoder using systolic arrays
  IEEE Transactions on Computers, 1988
• A Construction Method of High-Speed Decoders Using ROM's for Bose–Chaudhuri–Hocquenghem and Reed–Solomon Codes
  IEEE Transactions on Computers, 1987
• VLSI Architectures for Computing Multiplications and Inverses in GF(2^m)
  IEEE Transactions on Computers, 1985
• Systolic Multipliers for Finite Fields GF(2^m)
  IEEE Transactions on Computers, 1984
• Bit-serial Reed - Solomon encoders
  IEEE Transactions on Information Theory, 1982
• A Cellular-Array Multiplier for GF(2^m)
  IEEE Transactions on Computers, 1971