FPGA Logic Synthesis Using Quantified Boolean Satisfiability
Authors:
- 1 January 2005
- book chapter
- Published by Springer Nature in Lecture Notes in Computer Science
- p. 444-450
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Chaff2001
- RT-level ITC'99 benchmarks and first ATPG resultsIEEE Design & Test of Computers, 2000
- RASP: A General Logic Synthesis System for SRAM-Based FPGAs1996
- VIS: A system for verification and synthesis1996
- Test pattern generation using Boolean satisfiabilityIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992