Coarse grain reconfigurable architectures

This publication has 15 references indexed in Scilit:

• PipeRench: a coprocessor for streaming multimedia acceleration
  2003
• Design assistance for CAD frameworks
  2003
• NAPA C: compiling for a hybrid RISC/FPGA architecture
  2002
• Lower bounds on the power consumption in scheduled data flow graphs with resource constraints
  2002
• Internet Connected FPL
  Lecture Notes in Computer Science, 2000
• Maximizing multiprocessor performance with the SUIF compiler
  Computer, 1996
• Placement and routing tools for the Triptych FPGA
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995
• A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths
  IEEE Journal of Solid-State Circuits, 1992
• The ADAM design planning engine
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• A scheduling and resource allocation algorithm for hierarchical signal flow graphs
  1989