Multiple Bus Architectures
Authors:
- J. P. HayesJHJ. P. Hayes
- D. C. WinsorDWD. C. Winsor
- 1 June 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 20 (6) , 42-48
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Analysis of multiple-bus interconnection networksJournal of Parallel and Distributed Computing, 1986
- Approximate Models of Multiple Bus Multiprocessor SystemsIEEE Transactions on Computers, 1986
- A semi-Markov model for the performance of multiple-bus systemsIEEE Transactions on Computers, 1985
- Cache evaluation and the impact of workload choiceACM SIGARCH Computer Architecture News, 1985
- Performance Analysis of Future Shared Storage SystemsIBM Journal of Research and Development, 1984
- Modeling Bus Contention and Memory Interference in a Multiprocessor SystemIEEE Transactions on Computers, 1983
- Bandwidth of Crossbar and Multiple-Bus Connections for MultiprocessorsIEEE Transactions on Computers, 1982
- M-users B-servers arbiter for multiple-busses multiprocessorsMicroprocessing and Microprogramming, 1982
- A General Model for Memory Interference in MultiprocessorsIEEE Transactions on Computers, 1977
- Asynchronous Arbiter ModuleIEEE Transactions on Computers, 1975