FPGA Implementation of Low Power High Speed BTED Algorithm for 8 Bit Error Correction in Cryptography System
Author:
- Ramesha MRMRamesha M
- 25 July 2020
- journal article
- Published by The World Academy of Research in Science and Engineering in International Journal of Emerging Trends in Engineering Research
- Vol. 8 (7) , 3893-3897