An energy-efficient partition-based XYZ-planar routing algorithm for a wireless network-on-chip
- 24 September 2018
- journal article
- research article
- Published by Springer Nature in The Journal of Supercomputing
- Vol. 75 (2) , 837-861
Abstract
No abstract availableKeywords
This publication has 57 references indexed in Scilit:
- A fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platformsThe Journal of Supercomputing, 2015
- -WiNoC: Exploring scalable wireless on-chip micronetworks for heterogeneous embedded many-core SoCsDigital Communications and Networks, 2015
- Design and analysis of a mesh-based wireless network-on-chipThe Journal of Supercomputing, 2014
- Design Space Exploration for Wireless NoCs Incorporating Irregular Network RoutingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2014
- A 1.2-pJ/bit 16-Gb/s 60-GHz OOK Transmitter in 65-nm CMOS for Wireless Network-On-ChipIEEE Transactions on Microwave Theory and Techniques, 2014
- A Hexagonal Processor and Interconnect Topology for Many-Core Architecture with Dense On-Chip Networks2013
- Path-Based Partitioning Methods for 3D Networks-on-Chip with Minimal Adaptive RoutingIEEE Transactions on Computers, 2012
- CMOS compatible many-core noc architectures with multi-channel millimeter-wave wireless links2012
- Networks on chips: a new SoC paradigmComputer, 2002
- Honeycomb networks: Topological properties and communication algorithmsIEEE Transactions on Parallel and Distributed Systems, 1997