A Novel Scheme for Full Bottom Dielectric Isolation in Stacked Si Nanosheet Gate-All-Around Transistors
Open Access
- 24 May 2023
- journal article
- research article
- Published by MDPI AG in Micromachines
- Vol. 14 (6) , 1107
Abstract
In this paper, a novel scheme for source/drain-first (S/D-first) full bottom dielectric isolation (BDI), i.e., Full BDI_Last, with integration of a sacrificial Si0.5Ge0.5 layer was proposed and demonstrated in a stacked Si nanosheet gate-all-around (NS-GAA) device structure using TCAD simulations. The proposed full BDI scheme flow is compatible with the main process flow of NS-GAA transistor fabrication and provides a large window for process fluctuations, such as the thickness of the S/D recess. It is an ingenious solution to insert the dielectric material under the source, drain and gate regions to remove the parasitic channel. Moreover, because the S/D-first scheme decreases the problem of high-quality S/D epitaxy, the innovative fabrication scheme introduces full BDI formation after S/D epitaxy to mitigate the difficulty of providing stress engineering in the full BDI formation before S/D epitaxy (Full BDI_First). The electrical performance of Full BDI_Last is demonstrated by a 4.78-fold increase in the drive current compared to Full BDI_First. Furthermore, compared to traditional punch through stoppers (PTSs), the proposed Full BDI_Last technology could potentially provide an improved short channel behavior and good immunity against parasitic gate capacitance in NS-GAA devices. For the assessed inverter ring oscillator (RO), applying the Full BDI_Last scheme allows the operating speed to be increased by 15.2% and 6.2% at the same power, or alternatively enables an 18.9% and 6.8% lower power consumption at the same speed compared with the PTS and Full BDI_First schemes, respectively. The observations confirm that the novel Full BDI_Last scheme incorporated into an NS-GAA device can be utilized to enable superior characteristics to benefit the performance of integrated circuits.Keywords
Funding Information
- Shanghai Sailing Program (21YF1402700)
This publication has 30 references indexed in Scilit:
- Si FinFET based 10nm technology with multi Vt gate stack for low power and high performance applications2016
- Gate-all-around MOSFETs based on vertically stacked horizontal Si nanowires in a replacement metal gate process on bulk Si substrates2016
- A 14 nm SoC platform technology featuring 2nd generation Tri-Gate transistors, 70 nm gate pitch, 52 nm metal pitch, and 0.0499 um2 SRAM cells, optimized for low power, high performance and high density SoC products2015
- A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 µm2 SRAM cell size2014
- Critical thickness for plastic relaxation of SiGe on Si(001) revisitedJournal of Applied Physics, 2011
- Silicon nanowires with lateral uniaxial tensile stress profiles for high electron mobility gate-all-around MOSFETsMicroelectronic Engineering, 2010
- Unified apparent bandgap narrowing in n- and p-type siliconSolid-State Electronics, 1992
- A new recombination model for device simulation including tunnelingIEEE Transactions on Electron Devices, 1992
- Quantum correction to the equation of state of an electron gas in a semiconductorPhysical Review B, 1989
- Macroscopic physics of the silicon inversion layerPhysical Review B, 1987