IF: A Validation Environment for Timed Asynchronous Systems
Authors:
- 1 January 2000
- book chapter
- Published by Springer Nature
- p. 543-547
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- Verification and test generation for the SSCOP protocolScience of Computer Programming, 2000
- Model Checking SDL with Spin2000
- Using Static Analysis to Improve Automatic Test GenerationLecture Notes in Computer Science, 2000
- State Space Reduction Based on Live Variables Analysis1999
- If: An Intermediate Representation and Validation Environment for Timed Asynchronous SystemsLecture Notes in Computer Science, 1999
- Modeling Urgency in Timed Systems1998
- Computing abstractions of infinite state systems compositionally and automatically1998
- OPEN/CÆSAR: An open software architecture for verification, simulation, and testing1998
- HyTech: A model checker for hybrid systems1997
- CADP a protocol validation and verification toolbox1996