Implementation of Low-Power 6–8 b 30–90 GS/s Time-Interleaved ADCs With Optimized Input Bandwidth in 32 nm CMOS
Authors:
- 18 February 2016
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 51 (3) , 636-648
Abstract
A model for voltage-based time-interleaved sampling is introduced with two implementations of highly interleaved analog-to-digital converters (ADCs) for 100 Gb/s communication systems. The model is suitable for ADCs where the analog input bandwidth is of concern and enables a tradeoff between different architectures with respect to the analog input bandwidth, the hold time of the sampled signal, and constraints on the clock path. The two ADCs at 6 and 8 b resolution implement inline demux sampling with 32χ and 64χ interleaving to achieve 36 GS/s at 110 mW and 90 GS/s at 667 mW, respectively. The analog input bandwidth of both ADCs exceeds 20 GHz. The SNDR of the 64χ interleaved ADC is above 36 dB up to 6.1 GHz and above 33 dB up to 19.9 GHz at 90 GS/s, and the SNDR of the 32χ interleaved ADC exceeds 31.6 dB up to Nyquist at 36 GS/s. The 32χ and 64χ interleaved ADCs are optimized for area and occupy 0.048 and 0.45 mm2, respectively, in 32 nm CMOS SOI technology.Keywords
This publication has 8 references indexed in Scilit:
- A 69.5 mW 20 GS/s 6b Time-Interleaved ADC With Embedded Time-to-Digital Calibration in 32 nm CMOS SOIIEEE Journal of Solid-State Circuits, 2014
- A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOSIEEE Journal of Solid-State Circuits, 2013
- A Single-Channel, 1.25-GS/s, 6-bit, 6.08-mW Asynchronous Successive-Approximation ADC With Improved Feedback Delay in 40-nm CMOSIEEE Journal of Solid-State Circuits, 2012
- A 1-GS/s 11-bit ADC With 55-dB SNDR, 250-mW Power Realized by a High Bandwidth Scalable Time-Interleaved ArchitectureIEEE Journal of Solid-State Circuits, 2006
- A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13-$\mu{\hbox{m}}$ CMOSIEEE Journal of Solid-State Circuits, 2006
- A 22-Gb/s PAM-4 Receiver in 90-nm CMOS SOI TechnologyIEEE Journal of Solid-State Circuits, 2006
- On the jitter requirements of the sampling clock for analog-to-digital convertersIEEE Transactions on Circuits and Systems I: Regular Papers, 2002
- Jitter analysis of high-speed sampling systemsIEEE Journal of Solid-State Circuits, 1990