A comparative mismatch study of the 20nm Gate-Last and 28nm Gate-First bulk CMOS technologies

This publication has 20 references indexed in Scilit:

• Simulation Study of Dominant Statistical Variability Sources in 32-nm High- $\kappa$/Metal Gate CMOS
  IEEE Electron Device Letters, 2012
• Origin of the Asymmetry in the Magnitude of the Statistical Variability of n- and p-Channel Poly-Si Gate Bulk MOSFETs
  IEEE Electron Device Letters, 2008
• Quantitative Evaluation of Statistical Variability Sources in a 45-nm Technological Node LP N-MOSFET
  IEEE Electron Device Letters, 2008
• Simulation Study of Individual and Combined Sources of Intrinsic Parameter Fluctuations in Conventional Nano-MOSFETs
  IEEE Transactions on Electron Devices, 2006
• Three-Layer laminated metal gate electrodes with tunable work functions for CMOS applications
  IEEE Electron Device Letters, 2005
• Matching properties of MOS transistors
  IEEE Journal of Solid-State Circuits, 1989
• Characterisation and modeling of mismatch in MOS transistors for precision analog design
  IEEE Journal of Solid-State Circuits, 1986
• Random error effects in matched MOS capacitors and current sources
  IEEE Journal of Solid-State Circuits, 1984
• The effect of randomness in the distribution of impurity atoms on FET thresholds
  Applied Physics A, 1975
• Current-voltage characteristics of small size MOS transistors
  IEEE Transactions on Electron Devices, 1972