Impact of high-k insulators on electrical properties of junctionless double gate strained transistor
Open Access
- 1 December 2024
- journal article
- Published by Institute of Advanced Engineering and Science in Indonesian Journal of Electrical Engineering and Computer Science
- Vol. 36 (3) , 1437-1447
Abstract
High-k dielectric insulators are required to reduce leakage and increase transistor performance. They are able to impact the mobility of carriers in transistors positively, leading to better device performance in advanced transistor architecture. Nevertheless, an in-depth analysis of how high-k dielectric insulators influence transistor characteristics must be carried out to determine their suitability. The objective of this study is to investigate the impact of high-k insulators towards electrical properties of junctionless double gate strained transistor. The simulation works is done using process/device simulator Silvaco Athena/Atlas. Based on the retrieved results, the magnitude of ION, on-off ratio, gm, and Cint for TiO2-based device are approximately 63%, 99%, 62%, and 89% respectively higher than the lowest permittivity material-based device. The TiO2-based device also exhibits the lowest magnitude in IOFF and SS compared to others. However, a significant degradation in fT magnitude have been observed for TiO2-based device significantly due to its large capacitancesKeywords
This publication has 42 references indexed in Scilit:
- Design insights into RF /analog and linearity/distortion of spacer engineered multi‐fin SOI FET for terahertz applicationsInternational Journal of RF and Microwave Computer-Aided Engineering, 2021
- 2-D Analytical Modeling and Simulation of Dual Material, Double Gate, Gate Stack Engineered, Junctionless MOSFET based Biosensor with Enhanced SensitivitySilicon, 2021
- Optimization of Gate all-around Junctionless Transistor Using Response Surface MethodologySilicon, 2021
- Performance Investigation of Silicon-on-Insulator Junctionless Drain Extended FinFET for High Power, Radio Frequency ApplicationsSilicon, 2020
- The analog/RF performance of a strained-Si graded-channel dual-material double-gate MOSFET with interface chargesJournal of Computational Electronics, 2020
- Impact of Pocket Doping On the Performance of Planar SOI Junctionless TransistorSilicon, 2020
- Resistances and ESD Reliability Study of Core-Shell Channel Junctionless DG MOSFETSilicon, 2020
- Dual-Metal Double-Gate with Low-k/High-k Oxide Stack Junctionless MOSFET for a Wide Range of Protein Detection: a Fully Electrostatic Based Numerical ApproachSilicon, 2020
- A Holistic Approach on Junctionless Dual Material Double Gate (DMDG) MOSFET with High k Gate Stack for Low Power Digital ApplicationsSilicon, 2019
- Hybrid orientation technology and strain engineering for ultra-high speed MOSFETsBulletin of Materials Science, 2012